P1 – |
PLC |
|
P1.1 – Introduction & Definition |
|
P1.2 – Main parts & block diagram |
|
P1.3 - I/p & o/p - digital/HS/analog with Example |
|
P1.4 - Memory – Definition , types |
|
P1.5 - Memory - BIT/register/capacity |
|
P1.6 - CPU |
|
P1.7 - Power supply |
|
P1.8 - Different Addressing codes of PLC |
P2 - |
Number System & Number Base Conversion |
|
P2.1 –Number System – Binary, Octal, Decimal & Hexa Decimal |
|
P2.2 –Number Base Conversion–Binary to Decimal& Decimal to Binary |
|
P2.3 - Number Base Conversion – Binary to Octal & Octal to Binary |
|
P2.4 - Number Base Conversion – Binary to Hexa Decimal & Hexa
Decimal to binary |
|
P2.5 - Number Base Conversion –Decimal to Octal& Octal to Decimal |
|
P2.6 - Number Base Conversion – Decimal to Hexa Decimal & Hexa
Decimal to Decimal |
|
P2.7 - Number Base Conversion – Hexa Decimal to Octal & Octal to
Hexa Decimal |
|
P2.8 – BCD Coding |
|
P2.9 – Error Detecting Code – Even Parity / Odd Parity |
|
P2.10 – Gray Code & Alpha Numeric Code |
P3 - |
Boolean Algebra & Logic Gates |
|
P3.1 – Introduction |
|
P3.2 – Theorems of Boolean Algebra |
|
P3.3 – Digital Logic Gates & Digital Logic Families |
|
P3.4 – AND GATE – Symbol, Algebraic Function Truth Table &
Graphical View |
|
P3.5 – OR GATE – Symbol, Algebraic Function Truth Table &
Graphical View |
|
P3.6 – NAND GATE - Symbol, Algebraic Function Truth Table &
Graphical View |
|
P3.7 – NOR GATE - Symbol, Algebraic Function Truth Table &
Graphical View |
|
P3.8 – XOR GATE - Symbol, Algebraic Function Truth Table &
Graphical View |
|
P3.9 – XNOR GATE - Symbol, Algebraic Function Truth Table &
Graphical View |
|
P3.10 – Inverter - Symbol, Algebraic Function Truth Table &
Graphical View |
|
P3.11 – Buffer – Symbol, Algebraic Function Truth Table &
Graphical View |
|
P3.12 – SR Flip-Flop |
|
P3.13 – JK Flip-Flop |
|
P3.14 – Other Flip Flops |
P4 - |
Bit & Register type addressing |
|
P3.1 – Bit type Addressing with Example |
|
P3.2 – Register type Addressing With Example |
P5 – |
Difference b/n PLC & RLC & PLC Scan |
P6 – |
PLC Working With Example & Block Diagram |
P7 - |
PLC Programming Modes |
|
P7.1 – Stop Mode – Read mode & Write Mode |
|
P7.2 – Run Mode – monitor mode & Monitor with Write Mode
|
P8 - |
PLC Programming Procedure |
|
P8.1 – System on / off , File Open / Close, Create New Project |
|
P8.2 – Main menu bar Description – All Toolbars |
|
P8.3 – Making New Programme & Programme Editing |
|
P8.4 – Compile of Programme |
|
P8.5 – Download & Upload the programme with PLC |
|
P8.6 – Comments, Force function & simulation |
P9 - |
Specification of different PLC’s – DI/DO/Flag/Mem./Timers/Counters/Instructions/Communication/Programming Software / System Operating Software / HS I/O /Analog I/O / Technical Specification |
P10 |
PLC Programming Practical with 1st PLC |
|
R10.1 – Inching Operation |
|
R10.2 – Toggle Operation |
|
R10.3 – Holding Operation |
|
R10.4 – Interlock for Yes Condition |
|
R10.5 – Interlock for Not Condition |
|
R10.6 – Stop/off Operation |
|
R10.7 – On/Off Condition(DOL Starter) |
|
R10.8 – FWD/REV of Starter |
|
R10.9 – O/P 1 ON TD 10 Sec O/P 1 OFF |
|
R10.10 – O/P 1 ON TD 10 Sec O/P 2 ON |
|
R10.11 – O/P 1 ON TD10 Sec O/P 2 ON TD10 Sec 1& 2 OFF |
|
R10.12–O/P1on TD10 Sec O/P 2onTD10Sec O/P1off TD10 Sec O/P2off |
|
R10.13–O/P1on TD10 Sec O/P1 off TD10 SEC O/P1 on |
|
R10.14–O/P1onTD10 sec O/P1 off TD10 sec O/P1 on- Repet. Of 5 Cyc. |
|
R10.15–O/P1onTD10 sec O/P2on,1 off TD10sec O/P1on,2off-Rep5Cyc. |
|
R10.16–O/P1 on TD10 sec O/P2 on TD10 sec O/P1 &2 off TD10 sec
O/P1 on –Repetition of 5 sec. |
|
R10.17– Star-Delta Starter |
|
R10.18– Single Side – FWD /REV |
|
R10.19– Single slide – RF/FF/RR |
|
R10.20– Single slide – RF/FF/FR/RR |
|
R10-.21 – Double Slide |
|
R10.22 – Multi slide |
|
R10.23 - Slide With Loading and Unloading |
